



FPGA--

Max Lutwak, Shashank Obla, Nathan Serafin


Fabric



Chip




Layout




Design Specifications

Clock Frequency	250MHz (worst-case bitstream)
Power	8.5mW
Area	1mm ²


Test Rig




Test Rig




PCB



FPGA Block Design




Test Setup




Bitstreams

Name	Function	Flops	Switch Blocks	Max Frequency
ones	1	N	N	N/A
identity	x	N	N	N/A
seq_identity	D4(x)	Y	N	500MHz
add_once	(x+y)	N	N	N/A
add	8*(x+y)	N	N	N/A
add_seq	D4(8*(x+y))	Y	N	N/A
sb_identity	x	N	Y	500MHz

Sequential Identity



SB Identity



Voltage vs. Frequency for SB Identity

	100MHz	150MHz	200MHz	250MHz	300MHz	350MHz
0.55V	n	n	n	n	n	n
0.60V	y	y	y	n	n	n
0.65V	y	y	y	y	n	n
0.70V	y	y	y	y	y	n
0.75V	y	n	y	y	y	y
0.8V	y	y	y	y	y	y
0.85V	y	y	y	y	y	y
0.9V	y	y	y	y	y	y


Power

Measured (mW)	Simulated (mW)
45.5	4.9

Mostly board overhead? Turning the clock on has no measured effect.

Mistakes


Jumper to
disconnect
long trace
from
high-speed
clock



Makes it *impossible* to automate test sweeps

Mistakes

No visibility into imem and omem.
You *must* run imem vectors through the fabric and read out omem.



We have two 8-bit buses on chip outputs. A few extra muxes and we could have had full visibility, plus bitwise read/write.

Questions?